The RISC - V Compressed Instruction Set Manual
نویسندگان
چکیده
Warning! This draft specification may change before being accepted as standard, so implementations made to this draft specification might not conform to the future standard.
منابع مشابه
Improving Energy Efficiency and Reducing Code Size with RISC-V Compressed
Delivering the instruction stream can be the largest source of energy consumption in a processor, yet loosely-encoded RISC instruction sets are wasteful of instruction bandwidth. Aiming to improve the performance and energy efficiency of the RISC-V ISA, this thesis proposes RISC-V Compressed (RVC), a variable-length instruction set extension. RVC is a superset of the RISC-V ISA, encoding the mo...
متن کاملImproving Energy Efficiency and Reducing Code Size with RISC
Delivering the instruction stream can be the largest source of energy consumption in a processor, yet loosely-encoded RISC instruction sets are wasteful of instruction bandwidth. Aiming to improve the performance and energy efficiency of the RISC-V ISA, this thesis proposes RISC-V Compressed (RVC), a variable-length instruction set extension. RVC is a superset of the RISC-V ISA, encoding the mo...
متن کاملThe Renewed Case for the Reduced Instruction Set Computer: Avoiding ISA Bloat with Macro-Op Fusion for RISC-V
This report makes the case that a well-designed Reduced Instruction Set Computer (RISC) can match, and even exceed, the performance and code density of existing commercial Complex Instruction Set Computers (CISC) while maintaining the simplicity and cost-effectiveness that underpins the original RISC goals [12]. We begin by comparing the dynamic instruction counts and dynamic instruction bytes ...
متن کاملPydgin for RISC-V: A Fast and Productive Instruction-Set Simulator
RISC-V is a new instruction-set architecture that encourages users to design new domain-specific extensions for their needs. This necessitates RISC-V instruction-set simulators that allow productive development, productive extension, and productive instrumentation. In addition, these simulators need to be high-performance to allow simulating real-world benchmarks. There is a productivity-perfor...
متن کاملReduced Instruction Set Computers
Definitions Main features of RISC architecture Analysis of RISC and what makes RISC What brings performance to RISC Going beyond one instruction per cycle Issues in super-scalar machines
متن کامل